



# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.63(b))

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)

2. ☒ Specification Total Pages **22**

3. ☒ Drawing(s) (35 USC 113) Total Sheets **13**

4. ☒ Oath or Declaration Total Pages **2**

a. ☐ Newly executed (original or copy)

b. ☒ Unexecuted for information purposes

c. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)

[Note Box 5 below]

i. ☐ DELETION OF INVENTOR(S)

Signed Statement attached deleting inventor(s)  
named in the prior application, see 37 CFR  
1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (useable if Box 4c is checked)  
The entire disclosure of the prior application, from which a copy of the  
oath or declaration is supplied under Box 4c, is considered as being  
part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.

Attorney Docket No. 35.C.14691

First Named Inventor or Application Identifier

HIDETOSHI HAYASHI ET AL.

Express Mail Label No.

Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

## ADDRESS TO:

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)

a. ☐ Computer Readable Copy

b. ☐ Paper Copy (identical to computer copy)

c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☐ Power of Attorney

10. ☐ English Translation Document (if applicable)

11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)

14. ☐ Small Entity Statement(s) ☐ Statement filed in prior application  
Status still proper and desired

15. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)

16. ☐ Other: \_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_/\_\_\_\_

## 18. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

05514  
(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

NAME

Address

City

State

Zip Code

Country

Telephone

Fax

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
TOTAL CLAIMS (37 CFR 1.16(c))		9-20 =	0	X \$ 18.00 =	\$0
INDEPENDENT CLAIMS (37 CFR 1.16(b))		5-3 =	2	X \$ 78.00 =	\$156.00
MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d))				\$260.00 =	\$0
				BASIC FEE (37 CFR 1.16(a))	\$690.00
				Total of above Calculations =	\$846.00
Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).					0
				TOTAL =	\$846.00

## 19. Small entity status

- a. ☐ A Small entity statement is enclosed
- b. ☐ A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.
- c. ☐ Is no longer claimed.

20. ☒ A check in the amount of \$ 846.00 to cover the filing fee is enclosed.

21. ☐ A check in the amount of \$ \_\_\_\_\_ to cover the recordal fee is enclosed.

22. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. 06-1205:

- a. ☒ Fees required under 37 CFR 1.16.
- b. ☒ Fees required under 37 CFR 1.17.
- c. ☐ Fees required under 37 CFR 1.18.

## SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED

NAME	Jack M. Arnold
SIGNATURE	<i>Jack M. Arnold Reg No. 25,823</i>
DATE	July 31, 2000

# IMAGE PICKUP APPARATUS

JC841 U.S. PRO  
09/630526  
08/01/00

## BACKGROUND OF THE INVENTION

### Field of the Invention

5       The present invention relates to a selector circuit for selecting a desired image area of and to an image pickup apparatus using the selector circuit.

### Related Background Art

10       With a conventional image sensor having a plurality of solid image pickup elements disposed in a two-dimensional X-Y coordinate plane, each pixel can be directly accessed and a predetermined pixel area can be designated by using horizontal and vertical shift registers for designating X- and Y-addresses and  
15       decoder circuits for controlling the horizontal and vertical shift registers.

20       The number of pixels of a recent image pickup apparatus using solid state image pickup elements is increasing year after year, and for this reason, the number of bits of a decoder increases and the circuit structure becomes complicated. For example, a solid state image pickup device having 2000 pixels in the horizontal line requires a decoder circuit of 11 bits or  $2^{11} = 2024$  in order to select each of 2000 pixels.

25       If all pixels are to be randomly accessed without using a decoder circuit, a pixel area not to be accessed is skipped at high speed, according to

conventional techniques. This method is, however, associated with a problem of a large power consumption to be caused by a high speed operation. In order to solve this problem, a shift register of a memory type  
5 has been proposed.

Such the shift register is disclosed, for example, in Japanese Patent Application Laid-Open No. 6-350933, in which each shift register unit is provided with a potential storage unit so that pixels in a desired  
10 pixel area can be read. Fig. 1 is a diagram showing the outline of that shift register. In Fig. 1, a shift register unit block 104 is constituted of a shift register unit 101, a storage unit 103 and a switch 102. The shift register unit 101 is constituted of two  
15 serially connected inverters 105 and 106. The storage unit 103 stores information of the shift register unit 101. The switch 102 transfers the information stored in the storage unit 103 to the shift register unit 101. A plurality of unit blocks 104 are connected in cascade  
20 to constitute the shift register. Image data of each unit block stored in the storage unit 103 is sequentially read on a unit block basis to read necessary image data. However, this requires a two-  
25 step process including a process for setting a read-out start position and a process for reading out a desired area.

# SUMMARY OF THE INVENTION

It is an object of the invention to provide an apparatus capable of scanning substantially only a predetermined area.

5 In order to achieve the above object, according to an aspect of the present invention, there is provided a selector circuit comprising: a scan circuit for sequentially outputting a pulse for selection; and a  
10 decoder circuit for designating a desired block of the scan circuit divided into a plurality of blocks, so as to allow the scan circuit to start to output the pulse from a predetermined position in the designated desired block.

Another aspect of the present invention provides a  
15 selector circuit comprising: scanning means for sequentially outputting a pulse for selection; first designating means for supplying a start signal for a desired block of a predetermined area divided into a plurality of blocks smaller than a whole area of the  
20 scanning means, so as to allow the scanning means to start to output the pulse from a predetermined position in the desired block; and second designating means for supplying a start signal to start to output sequentially the pulse from an area other than the  
25 predetermined area of the scanning means.

Another aspect of the invention provides an image pickup apparatus comprising: a plurality of pixels; a

scan circuit for sequentially outputting a pulse for selection; and a decoder circuit for designating a desired block of the scan circuit divided into a plurality of blocks, so as to allow the scan circuit to start to output the pulse from a predetermined position in the designated desired block.

Another aspect of the invention provides an image pickup apparatus comprising: a plurality of pixels for obtaining image signals; a plurality of optical black pixels for obtaining a dark level; scanning means for sequentially outputting a select pulse for selecting the plurality of pixels and the plurality of optical black pixels; a first designating circuit for supplying a start signal for a desired block of the scanning means divided into a plurality of blocks to select the plurality of pixels, so as to allow the scanning means to start to output the select pulse from a predetermined position in the desired block; and second designating means for supplying a start signal for sequentially outputting the select pulse to select the plurality of optical black pixels.

Another aspect of the invention provides an image pickup system comprising: a plurality of pixels; a scan circuit for sequentially outputting a select pulse for selecting each pixel; a decoder circuit for designating a desired block of the scan circuit divided into a plurality of blocks, so as to allow the scan

circuit to start to output the select pulse from a predetermined position in the designated desired block; an analog/digital converter circuit for converting a signal from each of the plurality of pixels into a digital signal; and a signal processing circuit for processing a signal output from the analog/digital converter circuit.

Other objects and features of the invention will become more apparent from the following detailed description of embodiments when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a scanning shift register of a conventional image pickup apparatus.

Fig. 2 shows an example of the configuration of decoder units and shift register units of an image pickup apparatus according to an embodiment of the present invention.

Fig. 3 is a circuit diagram of a horizontal decoder unit and a horizontal shift register unit of the image pickup apparatus.

Fig. 4 shows an example of the configuration of the horizontal decoder unit and horizontal shift register unit of the image pickup apparatus.

Fig. 5 is a timing chart illustrating the operation of the horizontal decoder unit and horizontal

shift register unit for reading a desired image area of the image pickup apparatus.

Fig. 6 shows an example of the configuration of a horizontal decoder unit and a shift register unit for reading a desired image area of the image pickup apparatus.

Fig. 7 is a circuit diagram of the shift register unit of the image pickup apparatus.

Fig. 8 is a timing chart illustrating the operation of the horizontal decoder unit and horizontal shift register unit of the image pickup apparatus.

Fig. 9A shows an example of the configuration of a horizontal decoder unit and a horizontal shift register unit of an image pickup apparatus, and Fig. 9B is a circuit diagram of the horizontal decoder unit and horizontal shift register unit.

Fig. 10 is a timing chart illustrating the operation of the horizontal decoder unit and horizontal shift register unit of the image pickup device together with an optical black OB unit.

Fig. 11A shows an example of the configuration of a horizontal decoder unit and a horizontal shift register unit of an image pickup apparatus, and Fig. 11B is a timing chart illustrating the operation of the horizontal decoder unit and horizontal shift register unit.

Fig. 12 shows an example of the structure of an



image pickup system.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the invention will be described in  
5 detail with reference to the accompanying drawings.

Fig. 2 shows an example of the configuration of a  
solid state image pickup apparatus having decoder units  
and shift register units according to a first  
embodiment of the invention.

10 Referring to Fig. 2, a sensor unit 50 has  $9 \times 9$   
pixels. A horizontal shift register unit 20 and a  
vertical shift register unit 40 are provided to  
designate each of nine pixels arranged in X- and Y-  
directions. A horizontal decoder unit 110 and a  
15 vertical decoder unit 30 are connected to the  
horizontal shift register unit 20 and vertical shift  
register unit 40, respectively, in order to make the  
shift register units 20 and 40 designate a desired  
pixel area. The pixels 51 are divided into blocks 52  
20 each having, for example,  $3 \times 3$  pixels.

HD0 and HD1 are input to the horizontal decoder  
unit 110, and a clock pulse (CLK) and a horizontal  
reset pulse (HRES) are input to the horizontal shift  
register unit 20. Similarly, VD0 and VD1 are input the  
25 vertical decoder unit 30, and a clock pulse (CLK) and a  
vertical reset pulse (VRES) are input to the vertical  
shift register unit 40. The structures of the

horizontal and vertical units are almost similar so that the following description is directed only to the horizontal units.

Two bits of HD0 and HD1 input to the horizontal decoder unit 110 cannot designate all nine pixels in the horizontal direction. However, two bits can designate three pixels. In this context, the nine pixels in the horizontal direction is divided into three blocks each having three pixels, as shown in Fig.

1. The decoder unit 110 can designate one of three head pixels in three blocks.

The horizontal shift register unit 20 is connected between the horizontal decoder unit 110 and sensor unit 50. Upon reception of the head position of each block 52 from the horizontal decoder unit 110, the horizontal shift register unit 20 sequentially scans each pixel in the sensor unit 50 starting from the head position, in response to the clock pulse CLK. If the scan is to be stopped, the horizontal reset pulse HRES is input to erase the contents in the horizontal shift register unit 20.

Fig. 3 is a circuit diagram showing an example of the structure of the horizontal decoder unit 110 and horizontal shift register unit 20 shown in Fig. 2.

The horizontal decoder unit 110 where input is HD0 as its lower digit and HD1 as its upper digit is constituted of AND gates 113 and 114 and inverters 111

and 112. The horizontal shift register unit 20 is constituted of four D-type flip-flops 21 to 24. The horizontal decode unit 110 may be circuit components other than AND gates and inverters, and the horizontal shift register unit 20 may be clocked inverters as in a conventional case.

If  $\langle 0, 0 \rangle$  is input as  $\langle HD0, HD1 \rangle$  to the horizontal decoder unit 110, the leftmost pixel is selected at the same time when the flip-flop (FF1) 21 is selected. Thereafter, the flip-flop (FF2) 22 and flip-flop (FF3) 23 are sequentially selected in response to clock pulses CLK. Transition from the flip-flop (FF3) 23 to flip-flop (FF4) 24 is effected by an OR gate 25 to which an output of the AND gate 114 for  $\langle 0, 1 \rangle$  is input. All nine pixels in the block can be scanned in this manner unless a reset pulse is input before the ninth pixel is scanned.

Fig. 4 shows an example of the configuration of the horizontal decoder unit 110 and horizontal shift register unit 20 shown in Fig. 3 which scans a desired pixel area, and Fig. 5 is the timing chart illustrating this operation.

As shown in Fig. 4,  $9 \times 9$  pixels are divided into nine blocks each having  $3 \times 3$  pixels. In this example, the horizontal decoder unit 110 and horizontal shift register unit 20 scan only the blocks 2, 5 and 8. As shown in the timing chart of Fig. 5,  $\langle 0, 1 \rangle$  is input as

<HD0, HD1> in order to designate the head pixel of each of these blocks. Therefore, the flip-flop (FF4) can be designated directly by skipping the flip-flops (FF1 to FF3). After the horizontal reset pulse HRES is input, pixels are sequentially designated according to the input of the horizontal shift register unit 20 in response to clock pulses CLK.

Immediately after a horizontal selection output line  $h_3$  shown in Fig. 4 is selected, the flip-flops are reset with the horizontal reset pulse HRES. In this manner, only the block 2 can be scanned. This operation is repeated in a similar manner three times to scan the blocks 2, 5 and 8. Only one pulse of contents of an input of the horizontal decoder unit is output by using a latch circuit or the like.

The vertical decoder unit 30 and vertical shift register unit 40 operate in a similar manner to the horizontal decoder unit 110 and horizontal shift register unit 20 described above, which select blocks in the horizontal direction, to select each pixel in the pixel read area in the vertical direction and provide the advantageous effects described above.

Next, a second embodiment of an image pickup apparatus will be described which can scan a desired pixel area starting from a desired pixel and ending in a desired pixel.

Fig. 6 shows an example of the configuration of a

horizontal decoder unit 110 and a horizontal shift register unit 20 capable of scanning a block starting from a desired pixel position. Fig. 7 is a circuit diagram of the horizontal shift register unit 20. This circuit is fundamentally same as that shown in Fig. 3, excepting that the shift register unit 20 has additional horizontal pixel select switches 201 to 204 of MOS transistors and resistors 211 to 214 terminating the switches. A horizontal select pulse HSEL turns on and off all the switches at the same time. The operation of the horizontal decoder unit 110 and horizontal shift register unit 20 is illustrated in the timing chart of Fig. 8.

In this example, scanning starts from a horizontal selection output line  $h_2$ . As shown in Fig. 6,  $\langle 0, 1 \rangle$  is first input to the horizontal decoder unit 110. Since the horizontal select pulse HSEL is set to a low level, the horizontal selection output line  $h_1$  is not selected.

Upon reception of the next clock CLK, a horizontal selection output line  $h_2$  is selected and the horizontal selection pulse HSEL is set to a high level to allow output of the horizontal output line. After a horizontal selection output line  $h_4$  is selected, the horizontal selection pulse HSEL is set to the low level to reset flip-flops 24 to 27. In this manner, scanning starting from a desired pixel position in a selected block can be achieved.

Next, a third embodiment of an image pickup apparatus will be described with reference to Figs. 9A and 9B. This image pickup apparatus has, in addition to a sensor unit such as shown in Fig. 6 having pixels  
5 for generating image signals, an optical black (OB) unit having a plurality of optical black pixels used for detecting a dark level. Fig. 9A shows an example of the configuration of this embodiment. It is assumed herein for the purpose of simplicity that a sensor unit  
10 50 has  $9 \times 9$  pixels and an OB unit 53 has  $2 \times 9$  pixels corresponding to horizontal selection output lines  $h_1$  and  $h_2$  of the horizontal shift register unit 20.

The OB unit 53 is required to be scanned every 1 H. In this example, only blocks 2, 5 and 8  
15 corresponding to horizontal selection output lines  $h_2$  to  $h_8$  are selectively scanned. Fig. 9B is a circuit diagram of a horizontal decoder unit 110 and a horizontal shift register unit 20 for selective scanning of blocks. This circuit is featured in that  
20 an OB terminal and D-type flip-flops 221 and 222 are added to the horizontal shift register unit 20 in order to scan the two vertical pixel columns of the OB unit 53. After the OB unit is scanned and after a lapse of one clock, a timing representative of a scan completion  
25 of the OB unit is supplied to an output enable OE terminal of a latch circuit 115 of the horizontal decoder unit 110, to thereby allow a scan of a desired

pixel area. In addition to the D-type flip-flops 221 and 222, the horizontal shift register unit 20 is provided for the OB unit 53 with horizontal pixel select switches 201 to 204 of MOS transistors operating in response to a horizontal select pulse HSEL and resistors 211 to 214 terminating the switches.

The operation of the image pickup apparatus having the OB unit shown in Figs. 9A and 9B will be described with reference to the timing chart shown in Fig. 10.

When  $\langle 0, 1 \rangle$  data is input to the horizontal decoder unit 110, this data is changed to data having one clock length by a latch pulse input to a latch circuit 115 and held in the latch circuit 115. When a next clock pulse is input to the OB unit, a horizontal selection output line  $h_1$  is selected to thereafter scan pixels of the OB unit. After the OB unit is scanned and after a lapse of one clock, a timing representative of a scan completion of the OB unit is supplied to the output enable OE terminal of the latch circuit 115, to thereafter start scanning the sensor unit starting from the horizontal selection output line  $h_6$ . After the horizontal selection output line  $h_8$  is selected and pixels are scanned, the horizontal select pulse HSEL is set to a low level and then the flip-flops are reset.

A specific pixel area such as shown in Fig. 6 may be scanned by using the horizontal select pulse HSEL.

Next, a fourth embodiment of an image pickup

apparatus will be described.

As shown in Fig. 11A, the image pickup apparatus of this embodiment has: a sensor unit having 1920 × 1024 pixels divided into horizontal 15 blocks and vertical 8 blocks each block having 128 × 128 pixels; and an OB unit 53 having five pixels per 1H.

In this example, scanning starting from a desired pixel in a block and ending in a desired pixel in a block are used. All relevant blocks corresponding to the start pixel and the end pixel of scanning are first scanned and stored in a DRAM memory 13 such as shown in Fig. 12. Pixels which are not used are not read from the memory 13. The circuit structure is fundamentally same as that shown in Fig. 9. However, since delay of timings of scanning pixels starting from a desired pixel in a block and ending in a desired pixel in a block, as illustrated in Fig. 10, are not necessary, the horizontal select pulse HSEL is not required. Operation timings of this embodiment are similar to the flow chart of Fig. 10. Fig. 11B is a flow chart illustrating the operation of this embodiment, without the horizontal select pulse HSEL. A horizontal decoder unit 110 is sequentially input with data <0010> to <0101> to select horizontal blocks and scan them. Pixel data of these blocks is stored in the DRAM memory and necessary pixel data is selected and processed by a camera DSP 12 such as shown in Fig. 12.



Fig. 12 is a block diagram showing the whole structure of an image pickup system using the image pickup apparatus of one of the first to fourth embodiments described above. Photoelectric conversion elements 4, X and Y address selection units 5 and 6 shown in Fig. 12 are realized by using one of the first to fourth embodiments.

Referring to Fig. 12, light from an object passes through diaphragm 1 and focussed by a lens 2 onto the photoelectric conversion elements 4 which convert an object image into electrical signals. Reference numeral 3 represents a filter group made of a combination of an optical low-pass filter for cutting high frequency components of light in order to eliminate moire or the like, a color correction filter having the optical characteristics matching the photoelectric conversion elements 4, an infrared ray cut-off filter for cutting light outside the visual sense range, and the like.

Two-dimensional pixel positions of photoelectric signals converted by the photoelectric conversion elements 4 are designated by the X- and Y-address selection units 6 and 5 operating in response to clock signals from a timing generator TG 8, to read the photoelectric signals to a timing adjusting unit 7. The timing adjusting unit 7 adjusts the timings of an output (one to a plurality of outputs) from the

photoelectric conversion elements 4. A voltage of each adjusted photoelectric signal is controlled by an AGC circuit 10 and the output of the AGC circuit is converted into a digital signal by an A/D converter 11.

5           A camera digital signal processor DSP 12 processes a moving image or a still image. A MPU 14 sets image processing parameters to the camera DSP 12, and executes an automatic exposure AE process and an auto focussing AF process. An oscillator 9 supplies various  
10           clocks to the diaphragm 1, timing generator TG 8, camera DSP 12 and MPU 14 to synchronize the whole components of the system.

          A DRAM memory 13 is used for a temporary storage area while an image is processed. An image recording  
15           medium 18 is used as a non-volatile storage area such as a smart medium, a magnetic tape and an optical disk.

          A video encoder 15, a CRT 16 and the like are provided for display of a processed image. A  
viewfinder 17 such as an LCD is used for confirming an  
20           object image before it is stored in the image recording medium 18. Instead of CRT 16, a liquid crystal display, a plasma display, a display panel using electron emitting elements or the like may also be used. Output devices are not limited to CRT 16,  
25           viewfinder 17 and image recording medium 18 and may be a printer using a print sheet, a plain sheet or the like.

The photoelectric conversion elements 4 and other components such as camera DSP 12 and MPU 14 may be formed on different semiconductor chips or on the same semiconductor chip by using CMOS processes or the like.

5 A compact system LSI commercially available may also be used.

As described so far, in the first to fourth embodiments described above, the shift register unit can scan pixels starting from a desired pixel and

10 ending in a desired pixel. Accordingly, a desired pixel area of an object image can be designated with a simple circuit operation, and the designated desired pixel area can be enlarged and displayed on a display.

15 Since it is not necessary to use a decoder having the number of bits covering all pixels, the number of bits of a decoder can be reduced. In the above embodiments, although the decoder circuit constituted of a shift register unit and a decoder unit is applied to an image pickup apparatus, it may be applied to other devices

20 such as a memory.

Many widely different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention. It should be understood that the present invention is not limited

25 to the specific embodiments described in the specification, except as defined in the appended claims.

WHAT IS CLAIMED IS:

1. A selector circuit comprising:

a scan circuit for sequentially outputting a pulse for selection; and

5 a decoder circuit for designating a desired block of said scan circuit divided into a plurality of blocks, so as to allow said scan circuit to start to output the pulse from a predetermined position in the designated desired block.

10 2. A selector circuit according to claim 1, further comprising reset means for resetting said scan circuit to stop said scan circuit from sequentially outputting the pulse.

15 3. A selector circuit comprising:

scanning means for sequentially outputting a pulse for selection;

20 first designating means for supplying a start signal for a desired block of a predetermined area divided into a plurality of blocks smaller than a whole area of said scanning means, so as to allow said scanning means to start to output the pulse from a predetermined position in the desired block; and

25 second designating means for supplying a start signal to start to output sequentially the pulse from an area other than the predetermined area of said

scanning means.

4. A selector circuit according to claim 3,  
further comprising control means for controlling said  
5 first designating circuit to designate the desired  
block after the pulse is sequentially output for the  
area other than the predetermined area.

10 5. An image pickup apparatus comprising:  
a plurality of pixels;  
a scan circuit for sequentially outputting a pulse  
for selection; and  
a decoder circuit for designating a desired block  
of said scan circuit divided into a plurality of  
15 blocks, so as to allow said scan circuit to start to  
output the pulse from a predetermined position in the  
designated desired block.

20 6. An image pickup apparatus according to claim  
5, further comprising reset means for resetting said  
scan circuit to stop said scan circuit from  
sequentially outputting the select pulse.

25 7. An image pickup apparatus comprising:  
a plurality of pixels for obtaining image signals;  
a plurality of optical black pixels for obtaining  
a dark level;

scanning means for sequentially outputting a select pulse for selecting the plurality of pixels and the plurality of optical black pixels;

5 a first designating circuit for supplying a start signal for a desired block of said scanning means divided into a plurality of blocks to select the plurality of pixels, so as to allow said scanning means to start to output the select pulse from a predetermined position in the desired block; and

10 second designating means for supplying a start signal for sequentially outputting the select pulse to select the plurality of optical black pixels.

8. An image pickup apparatus according to claim 15 7, further comprising control means for controlling said first designating circuit to designate the desired block after the select pulse is sequentially output for selecting the plurality of optical black pixels.

20 9. An image pickup system comprising:  
a plurality of pixels;

a scan circuit for sequentially outputting a select pulse for selecting each pixel;

25 a decoder circuit for designating a desired block of said scan circuit divided into a plurality of blocks, so as to allow said scan circuit to start to output the select pulse from a predetermined position

in the designated desired block;

an analog/digital converter circuit for converting a signal from each of the plurality of pixels into a digital signal; and

- 5        a signal processing circuit for processing a signal output from said analog/digital converter circuit.

ABSTRACT OF THE DISCLOSURE

A selector circuit having a shift register for sequentially outputting a select pulse and a decoder circuit for designating a desired block of a plurality of blocks divided from the scan circuit, so as to allow the scan circuit to start to output the select pulse from a head position in the designated desired block.



FIG. 1




FIG. 3




FIG. 2





FIG. 4






**FIG. 5**

FIG. 6



**FIG. 7**




FIG. 9A







FIG. 9B







FIG. 11A







FIG. 12



**COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION**  
(Page 1)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled \_\_\_\_\_

IMAGE PICKUP APPARATUS

the specification of which ☒ is attached hereto ☐ was filed on \_\_\_\_\_ as United States Application No. or PCT International Application No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b), of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT international application which designates at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

Country	Application No.	(Yes/No) Filed (Day/Mo./Yr.)	Priority Claimed
Japan	11-221736	04/08/99	Yes

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Application No.	Filed (Day/Mo./Yr.)	Status (Patented, Pending, Abandoned)
-----------------	---------------------	---------------------------------------

I hereby appoint the practitioners associated with the firm and Customer Number provided below to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to the address associated with that Customer Number

**FITZPATRICK, CELLA, HARPER & SCINTO**  
Customer Number: 05514

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole or First Inventor HIDETOSHI HAYASHI

Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of Japan

Residence 483-1-103, Kamisouyagi, Yamato-shi, Kanagawa-ken, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA

30-2, Shimomaruuko 3-chome, Ohta-ku, Tokyo, Japan

COMBINED DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

(Page 2)

Full Name of Second Joint Inventor, if any SEIJI HASHIMOTO

Second Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of Japan

Residence 24-10, Sugita 2-chome, Isogo-ku, Yokohama-shi, Kanagawa-ken, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Third Joint Inventor, if any OSAMU YUKI

Third Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of Japan

Residence 260-3, Tanazawa, Atsugi-shi, Kanagawa-ken, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Fourth Joint Inventor, if any TOSHIAKI ENDO

Fourth Inventor's signature \_\_\_\_\_

Date \_\_\_\_\_ Citizen/Subject of Japan

Residence 2400-2-202, Kawaraguchi, Ebina-shi, Kanagawa-ken, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA

30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan